

HETEROJUNCTION THYRISTOR-BASED AMPLIFIER

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates broadly to semiconductor devices and signal processing circuits realized from such semiconductor devices. More particularly, this invention relates to semiconductor devices that provide high gain signal amplification for use as a building block in a variety of signal processing applications.

2. State of the Art

Operational amplifier circuits and other high gain amplifier circuits are typically realized by a multistage design. For example, several well known operational amplifier designs utilize a differential amplifier stage, a high gain stage, and an output buffer stage. The high gain stage may be a differential-input amplifier stage or a single-ended input amplifier stage. In these designs, the transistor count is typically on the order of thirty transistors. For high frequency applications, these designs may be realized with high-frequency transistors such as heterojunction bipolar transistors (HBTs) or pseudomorphic high electron mobility transistors (PHEMTs).

The large number of transistors and associated circuit elements that form an operational amplifier (or other high gain amplifier), encompass a relatively large area when such devices are realized as part of an integrated circuit and thus may be problematic when integrating the amplifier circuit as part of a monolithic integrated circuit. In addition, the large number of transistors and associated circuit elements consume power, which may be problematic in low-power applications, such as mobile battery-powered applications.

Thus, there remains a need in the art to provide an operational amplifier circuit/high gain amplifier circuit that has a small device count, thereby improving the

1 integration capability of circuit as well as the power consumption of the circuit. In
2 addition, there is a need for an operational amplifier circuit/high gain amplifier circuit
3 that is suitable for monolithic integration with a broad range of electronic circuitry (such
4 as FETs and bipolar type transistors, logic, etc), waveguides and other optoelectronic
5 devices.

6 7 SUMMARY OF THE INVENTION 8

9 It is therefore an object of the invention to provide an operational amplifier
10 circuit/high gain amplifier circuit that has a small device count, thereby improving the
11 integration capability of circuit as well as the power consumption of the circuit.
12

13 It is another object of the invention to provide an operational amplifier
14 circuit/high gain amplifier circuit that is formed from a multilayer growth structure that
15 can also be used to build a broad range of devices such as optical emitters, optical
16 detectors, optical modulators, optical amplifiers, transistors, and optical waveguide
17 devices.
18

19 It is a further object of the invention to provide an operational amplifier
20 circuit/high gain amplifier circuit utilizing a thyristor device formed from a multilayer
21 growth structure that can also be used to build a broad range of devices such as optical
22 emitters, optical detectors, optical modulators, optical amplifiers, transistors, and optical
23 waveguide devices.
24

25 It is an additional object of the invention to provide an operational amplifier
26 circuit/high gain amplifier circuit utilizing a device formed from a multilayer growth
27 structure wherein the magnitude of the signal gain provided by the device is controllable
28 over a range of gain values, preferably in the range greater than 200.
29

30 It will be appreciated that such operational amplifier/high gain amplifier circuits
31 can be used as a building block in many diverse signal processing applications.

1
2 According to the present invention, an integrated circuit includes a heterojunction
3 thyristor device having an anode terminal, a cathode terminal, a first injector terminal
4 operably coupled to a first quantum well channel disposed between the anode terminal
5 and the cathode terminal, and a second injector terminal operably coupled to a second
6 quantum well channel disposed between the anode terminal and the cathode terminal.
7 Bias elements operate the heterojunction thyristor device in a mode that provides
8 substantially linear voltage gain for a range of electrical signals supplied to at least one of
9 the first and second injector terminals for output to at least one output node. The open
10 loop voltage gain provided by the heterojunction thyristor device may be large (for
11 example, in the illustrative embodiment, the open loop voltage gain is at least 200, and
12 more particularly greater than 10,0000). Preferably, the bias elements include a first DC
13 current source operably coupled to an n-type modulation doped quantum well structure, a
14 second DC current source operably coupled to a p-type modulation doped quantum well
15 structure, a first bias resistor operably coupled between a high voltage supply and the
16 anode terminal, and a second bias resistor operably coupled between the cathode terminal
17 and a low voltage supply. The bias elements provide a current passing from the anode
18 terminal to the cathode terminal that is below a characteristic hold current for the
19 heterojunction thyristor device to thereby inhibit switching of the heterojunction thyristor
20 device. The DC current provided by the DC current sources controls the amount of
21 voltage gain provided by the heterojunction thyristor device.

22
23 According to one embodiment of the present invention, a differential input signal
24 is supplied to the first and second injector terminals. In this configuration, the
25 cathode terminal produces a single-ended output signal that represents the differential
26 input signal amplified by a high inverted characteristic gain, and the anode terminal
27 produces a single-ended output signal that represents the differential input signal
28 amplified by a high non-inverted characteristic gain. The cathode terminal and anode
29 terminal together produce a differential output signal that represents the differential input
30 signal amplified by a high characteristic gain. The output of the device may be supplied
31 by one of these signals as appropriate.

1
2 According to other embodiments of the present invention, monolithic integrated
3 circuits that include a heterojunction thyristor-based amplifier device that is integrally
4 formed from a multilayer structure with other optoelectronic devices (such as optical
5 emitters, optical detectors, optical modulators, optical amplifiers), electronic devices
6 (such as transistors) in addition to optical devices (such as waveguide devices).

7
8 Additional objects and advantages of the invention will become apparent to those
9 skilled in the art upon reference to the detailed description taken in conjunction with the
10 provided figures.

11 BRIEF DESCRIPTION OF THE DRAWINGS

12
13
14
15 FIG. 1A is a cross-sectional schematic showing a layer structure in accordance
16 with the present invention, and from which devices of the present invention can be made;

17
18 FIG. 1B is a schematic showing an exemplary layer structure made with group
19 III-V material in accordance with the present invention, and from which devices of the
20 present invention can be made;

21
22 FIG. 1C shows the energy band diagram of the structure of FIG. 1B;

23
24 FIG. 2A is a schematic view showing the generalized construction of an
25 exemplary heterojunction thyristor device formed from the layer structure of FIG. 1A;

26
27 FIG. 2B is a cross-sectional schematic view showing the generalized construction
28 of an exemplary heterojunction thyristor device formed from the layer structure of FIG.
29 2A;

1 FIG. 2C is a pictorial illustration of an exemplary configuration of a
2 heterojunction thyristor device as an light emitting device (laser)/ light detecting device
3 (detector).
4

5 FIG. 2D is a graph showing the current-voltage characteristics of the thyristor-
6 based laser/detector of FIG. 2C.
7

8 FIG. 3A1 is a pictorial illustration of an exemplary configuration of a
9 heterojunction thyristor-based operational amplifier/high gain amplifier circuit in
10 accordance with the present invention.
11

12 FIG. 3A2 is a graph showing the current-voltage characteristics of the thyristor
13 device of FIG. 3A1.
14

15 FIG. 3A3 is a graph illustrating representative signal gain of the thyristor device
16 of FIG. 3A1 over varying injector currents.
17

18 FIG. 3A4 is a graph showing the current-voltage characteristics of the thyristor
19 device of FIG. 3A1 over varying injector currents that provide a switching voltage near 5
20 volts and a large inverting open-loop voltage gain (in this simulation, near 300,000).
21

22 FIG. 3A5 is a pictorial illustration of an exemplary configuration of the
23 heterojunction thyristor device of FIG. 3A1 configured for differential output.
24

25 FIG. 3A6 is a pictorial illustration of another exemplary configuration of a
26 thyristor-based operational amplifier/high gain amplifier circuit in accordance with the
27 present invention.
28

29 FIG. 3A7 is an equivalent circuit representation of the thyristor-based operational
30 amplifier/high gain amplifier circuit of FIG. 3A6.
31

1 FIG. 4A1 is a pictorial illustration of an exemplary configuration of the thyristor-
2 based operational amplifier as an inverting amplifier in accordance with the present
3 invention.

4
5 FIG. 4A2 is an equivalent circuit representation of the thyristor-based inverting
6 amplifier circuit of FIG. 4A1.

7
8 FIG. 4B1 is a pictorial illustration of an exemplary configuration of the thyristor-
9 based operational amplifier as an inverting amplifier in accordance with the present
10 invention.

11
12 FIG. 4B2 is an equivalent circuit representation of the thyristor-based integrator
13 circuit of FIG. 4B1.

14
15 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

16
17 The present invention builds upon novel device structures utilizing modulation-
18 doped quantum well (QW) heterojunctions that do not suffer from the problems
19 associated with the prior art PHEMT devices and prior art HBT devices. Such novel
20 device structures are described in detail in U.S. Patent 6,031,243; U.S. Patent 6,031,243;
21 U.S. Patent Application No. 09/556,285, filed on April 24, 2000; U.S. Patent Application
22 No. 09/798,316, filed on March 2, 2001; International Application No. PCT/US02/06802
23 filed on March 4, 2002; U.S. Patent Application No. 08/949,504, filed on October 14,
24 1997, U.S. Patent Application No. 10/200,967, filed on July 23, 2002; U.S. Application
25 No. 09/710,217, filed on November 10, 2000; U.S. Patent Application No. 60/376,238
26 filed on April 26, 2002; U.S. Patent Application No. 10/280,892, filed on October 25,
27 2002; U.S. Patent Application No. 10/323,390, filed on December 19, 2002; U.S. Patent
28 Application No. 10/323,513, filed on December 19, 2002; U.S. Patent Application No.
29 10/323,389, filed on December 19, 2002; U.S. Patent Application No. 10/323,388, filed
30 on December 19, 2002; U.S. Patent Application No. 10/340,942 filed on January 13,
31 2003; each of these references herein incorporated by reference in its entirety.

Turning now to FIG. 1A, a multi-layer sandwich structure in accordance with the present invention, and from which devices of the present invention can be made, includes a bottom dielectric distributed bragg reflector (DBR) mirror 12 formed on a substrate 10. The bottom DBR mirror 12 typically is formed by depositing pairs of semiconductor or dielectric materials with different refractive indices. When two materials with different refractive indices are placed together to form a junction, light will be reflected at the junction. The amount of light reflected at one such boundary is small. However, if multiple junctions/layer pairs are stacked periodically with each layer having a quarter-wave ($\lambda/4n$) optical thickness, the reflections from each of the boundaries will be added in phase to produce a large amount of reflected light (e.g., a large reflection coefficient) at the particular center wavelength λ_D . Deposited upon the bottom DBR mirror 12 is the active device structure which logically consists of two HFET devices. The first of these is a p-channel HFET device 11 (referred to herein as PHFET 11) comprising layers 14,16,18,20 and 22. The PHFET device 11 which has one or more p-type modulation doped QW channels and is positioned with the gate terminal on the lower side (i.e. on the bottom DBR mirror 12) and the collector terminal on the upper side. The second of these is an n-channel HFET device 13 (referred to herein as NHFET 13) comprising layers 22,24,26,28,30. The NHFET device 13 has one or more n-type modulation doped QW channels and is positioned with the gate terminal on the top side and the collector terminal on the lower side which is the collector of the p-channel device. Therefore a non-inverted N-channel device is stacked upon an inverted p-channel device to form the active device structure.

The active device layer structure begins with n-type ohmic contact layer(s) 14 which enables the formation of ohmic contacts thereto. Deposited on layer 14 are one or more n-type layer(s) 16. Preferably, the doping of layer(s) 16 is such that it should not be depleted in any range of operation of the device, i.e. the total doping in this layer should exceed the total doping charge contained in the modulation doped layer of the p-type modulation doped QW structure 20 described below. This layer 16 also serves optically as a small part of the lower waveguide cladding for optical devices realized in this

1 structure. Note that a majority of the lower waveguide cladding is provided by the lower
2 DBR mirror 12 itself. Deposited on layer 16 is an undoped spacer layer 18. Layers 14,
3 16 and 18 serve electrically as part of the gate of the p-channel HFET 11. In this
4 configuration, layer 14 achieves low contact resistance and layer 18 defines the
5 capacitance of the p-channel HFET 11 with respect to the p-type modulation doped QW
6 heterostructure 20. Deposited on layer 18 is a p-type modulation doped QW structure 20
7 that defines one or more quantum wells (which may be formed from strained or
8 unstrained heterojunction materials). Deposited on the p-type modulation doped QW
9 structure 20 is an undoped spacer layer 22, which forms the collector of the P-channel
10 HFET device 11. All of the layers grown thus far form the P-channel HFET device 11
11 with the gate ohmic contact on the bottom.
12

13 Undoped spacer layer 22 also forms the collector region of the N-channel HFET
14 device 13. Deposited on layer 22 is an n-type modulation doped QW structure 24 that
15 defines one or more quantum wells (which may be formed from strained or unstrained
16 heterojunction materials). Deposited on the n-type modulation doped QW structure 24 is
17 an undoped spacer layer 26. Deposited on layer 26 are one or more p-type layer(s) 28.
18 Preferably, the doping of layer(s) 28 is such that it should not be depleted in any range of
19 operation of the device, i.e. the total doping in this layer should exceed the total doping
20 charge contained in the modulation doped layer of the n-type modulation doped QW
21 structure 24 described above. Deposited on layer 28 are one or more p-type ohmic
22 contact layer(s) 30 which enable the formation of ohmic contacts thereto. In this
23 configuration, layer 30 achieves low contact resistance and layer 26 defines the
24 capacitance of the n-channel HFET 13 with respect to the n-type modulation doped QW
25 heterostructure 24. Layers 28 and 30 serve electrically as part of the gate of the n-
26 channel HFET 13.
27

28 Alternatively, the active device structure may be described as a pair of stacked
29 quantum-well-base bipolar transistors formed on the bottom DBR mirror 12. The first of
30 these is an n-type quantum-well-base bipolar transistor (comprising layers 14, 16, 18, 20
31 and 22) which has one or more p-type modulation doped quantum wells and is positioned

1 with the emitter terminal on the lower side (i.e. on the mirror as just described) and the
2 collector terminal on the upper side. The second of these is an n-type quantum-well-base
3 bipolar transistor comprising layers 22, 24, 26, 28, and 30. This n-type quantum-well-
4 base bipolar transistor has one or more n-type modulation doped quantum wells and is
5 positioned with the emitter terminal on the top side and the collector terminal on the
6 lower side (which is the collector of the p-type quantum-well-base bipolar transistor).
7 Therefore a non-inverted n-channel device is stacked upon an inverted p-channel device
8 to form the active device structure. In this configuration, the gate terminal of the p-
9 channel HFET device 11 corresponds to the emitter terminal of the p-type quantum-well-
10 base bipolar transistor, the p-type QW structure 20 corresponds to the base region of the
11 p-type quantum-well-base bipolar transistor, spacer layer 22 corresponds to the collector
12 region of both the p-type quantum-well-base bipolar transistor and the n-type quantum-
13 well-base bipolar transistor, the n-type QW structure 24 corresponds to the base region of
14 the n-type quantum-well-base bipolar transistor, and the gate terminal of the n-channel
15 HFET device 13 corresponds to the emitter electrode of the n-type quantum-well-base
16 bipolar transistor.

17
18 The epitaxial growth structures described above may be realized with a material
19 system based on group III-V materials (such as a GaAs/AlGaAs). Alternatively, strained
20 silicon heterostructures employing silicon-germanium (SiGe) layers may be used to
21 realize the multilayer structures described herein. FIG. 1B illustrates an exemplary
22 epitaxial growth structure utilizing group III-V materials for realizing the structure of
23 FIG. 1A and the optoelectrical/electrical/optical devices formed from this structure in
24 accordance with the present invention. The structure of FIG. 1B can be made, for
25 example, using known molecular beam epitaxy (MBE) techniques. As shown, a first
26 semiconductor layer 151 of AlAs and a second semiconductor layer 152 of GaAs are
27 alternately deposited (with preferably at least seven pairs) upon a semi-insulating gallium
28 arsenide substrate 149 in sequence to form the bottom distributed bragg reflector (DBR)
29 mirror 12. The number of AlAs layers will preferably always be one greater than the
30 number of GaAs layers so that the first and last layers of the mirror are shown as layer
31 151. In the preferred embodiment the AlAs layers 151 are subjected to high temperature

1 steam oxidation to produce the compound Al_xO_y so that a mirror will be formed at the
 2 designed center wavelength. Therefore the thicknesses of layers 151 and 152 in the
 3 mirror are chosen so that the final optical thickness of GaAs and Al_xO_y are one quarter
 4 wavelength of the center wavelength λ_D . Alternatively, the mirrors could be grown as
 5 alternating layers of one quarter wavelength thickness of GaAs and AlAs at the designed
 6 wavelength so that the oxidation step is not used. In that case, many more pairs are
 7 required (with typical numbers such as 22 pairs) to achieve the reflectivity needed for
 8 efficient lasing.

9
 10 Deposited upon the mirror is the active device structure which consists of two
 11 HFET devices. The first of these is the p-channel HFET (PHFET) 11, which has one or
 12 more p-type modulation doped quantum wells and is positioned with the gate terminal on
 13 the bottom (i.e. on the mirror 12 just described) and the collector terminal above. The
 14 second of these is an n-channel HFET (NHFET) 13, which has one or more n-type
 15 modulation doped quantum wells and is positioned with the gate terminal on top and the
 16 collector terminal below. The collector region of the NHFET device 13 also functions as
 17 the collector region of the PHFET device 11. However, the collector terminal of the
 18 NHFET device 13 is a p-type contact to p-type quantum well(s) disposed below (above)
 19 the collector region, while the collector terminal of the PHFET device 11 is a n-type
 20 contact to n-type quantum well(s) disposed above the collector region. Therefore a non-
 21 inverted n-channel device is stacked upon an inverted p-channel device to form the active
 22 device structure.

23
 24 The active-device layer structure begins with layer 153 of N+ type GaAs that
 25 enables the formation of ohmic contacts thereto (for example, when contacting to the
 26 cathode terminal of a heterojunction thyristor device, the gate terminal of an inverted p-
 27 channel HFET device, the sub-collector terminal of an n-channel HFET device, or the
 28 emitter terminal of a p-type quantum-well-base bipolar device). Layer 153 has a typical
 29 thickness of 1000-3000 Å and a typical n-type doping of $3.5 \times 10^{18} \text{ cm}^{-3}$. The N+ doped
 30 GaAs layer 153 corresponds to the ohmic contact layer 14 of FIG. 1A. Deposited on
 31 layer 153 is layer 154 of n-type $\text{Al}_{x_1}\text{Ga}_{1-x_1}\text{As}$ with a typical thickness of 500-3000 Å and

1 a typical doping of $1 \times 10^{17} \text{ cm}^{-3}$. The parameter x_1 of layer 154 is nominally 70% and
 2 preferably in the range between 70% to 75%. This layer serves as part of the PHFET
 3 gate and optically as a small part of the lower waveguide cladding of the device. Note
 4 that a majority of the lower waveguide cladding for waves propagating in the guide
 5 formed by the optically active region of the device is provided by the lower DBR mirror
 6 itself. The lower DBR mirror causes the light to be guided partially as a dielectric
 7 waveguide and partially as a mirror waveguide. Next are 4 layers (155a, 155b, 155c, and
 8 155d) of $\text{Al}_{x_2}\text{Ga}_{1-x_2}\text{As}$. These 4 layers (collectively, 155) have a total thickness about
 9 $380\text{-}500 \text{ \AA}$ and where x_2 is about 15%. The first layer 155a is about $60\text{-}80 \text{ \AA}$ thick and is
 10 doped N+ type in the form of delta doping. The second layer 155b is about $200\text{-}300 \text{ \AA}$
 11 thick and is undoped. The third layer 155c is about 80 \AA thick and is doped P+ type in
 12 the form of delta doping. And the fourth layer 155d is about $20\text{-}30 \text{ \AA}$ thick and is
 13 undoped to form a spacer layer. This layer forms the lower separate confinement
 14 heterostructure (SCH) layer for the laser, amplifier and modulator devices. The n-type
 15 AlGaAs layer 154 and n-type AlGaAs layer 155a correspond to the n-type layer(s) 16 of
 16 Fig. 1A, and the undoped AlGaAs layer 155b corresponds to the undoped spacer layer 18
 17 of Fig. 1A.

19 The next layers define the quantum well(s) that form the inversion channel(s)
 20 during operation of the PHFET 11. For a strained quantum well, this consists of a spacer
 21 layer 156 of undoped GaAs that is about $10\text{-}25 \text{ \AA}$ thick and then combinations of a
 22 quantum well layer 157 that is about $40\text{-}80 \text{ \AA}$ thick and a barrier layer 158 of undoped
 23 GaAs. The quantum well layer 157 may be comprised of a range of compositions. In the
 24 preferred embodiment, the quantum well is formed from a $\text{In}_{0.2}\text{Ga}_{0.8}\text{AsN}$ composition
 25 with the nitrogen content varying from 0% to 5% depending upon the desired natural
 26 emission frequency. Thus, for a natural emission frequency of $.98\mu\text{m}$, the nitrogen
 27 content will be 0%; for a natural emission frequency of $1.3\mu\text{m}$, the nitrogen content will
 28 be approximately 2%; and for a natural emission frequency of $1.5\mu\text{m}$, the nitrogen
 29 content will be approximately 4-5%. The well barrier combination will typically be
 30 repeated (for example, three times as shown), however single quantum well structures
 31 may also be used. Unstrained quantum wells are also possible. Following the last barrier

1 of undoped GaAs is a layer 159 of undoped $\text{Al}_{x_2}\text{Ga}_{1-x_2}\text{As}$ which forms the collector of the
 2 PHFET device 11 and is about $0.5\mu\text{m}$ in thickness. All of the layers grown thus far form
 3 the PHFET device 11 with the gate contact on the bottom. The layers between the P+
 4 AlGaAs layer 155c and the last undoped GaAs barrier layer 158 correspond to the p-type
 5 modulation doped heterojunction QW structure 20 of Fig. 1A. Undoped AlGaAs layer
 6 159 corresponds to the undoped spacer layer 22 of Fig. 1A.

7
 8 Layer 159 also forms the collector region of the NHFET device 13. Deposited on
 9 layer 159 are two layers (collectively 160) of undoped GaAs of about 200-250 Å total
 10 thickness, which form the barrier of the first n-type quantum well. Layer 160 is thicker
 11 than the normal barrier layer of about 100 Å because it accommodates the growth
 12 interruption to change the growth temperature from 610°C (as required for optical
 13 quality $\text{Al}_{x_2}\text{Ga}_{1-x_2}\text{As}$ layers) to about 530°C for the growth of InGaAs. Therefore layer
 14 160 includes a single layer 160a of about 150 Å and a barrier layer 160b of about 100 Å.
 15 The next layer 161 is the quantum well of $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$, which is undoped and about 40-
 16 80 Å in thickness. It is noted that the n-type quantum well layer 161 need not be of the
 17 same formulation as the p-type quantum well layer 157. The barrier layer 160b of 100 Å
 18 and quantum well layer 161 may be repeated, e.g., three times. Then there is a barrier
 19 layer 162 of about 10-30 Å of undoped GaAs which accommodates a growth interruption
 20 and a change of growth temperature. Next there are four layers (collectively 163) of
 21 $\text{Al}_{x_2}\text{Ga}_{1-x_2}\text{As}$ of about 300-500 Å total thickness. These four layers (163) include a
 22 spacer layer 163a of undoped $\text{Al}_{x_2}\text{Ga}_{1-x_2}\text{As}$ that is about 20-30 Å thick, a modulation
 23 doped layer 163b of N+ type doping of $\text{Al}_{x_2}\text{Ga}_{1-x_2}\text{As}$ (with doping about $3.5 \times 10^{18} \text{ cm}^{-3}$)
 24 that is about 80 Å thick, a spacer layer 163c of undoped $\text{Al}_{x_2}\text{Ga}_{1-x_2}\text{As}$ that is about 200-
 25 300 Å thick, and a P+ type delta doped layer 163d of $\text{Al}_{x_2}\text{Ga}_{1-x_2}\text{As}$ (with doping about
 26 $3.5 \times 10^{18} \text{ cm}^{-3}$) that is about 60-80 Å. Layers 163b and 163d form the top plate and
 27 bottom plate of a parallel plate capacitor which forms the field-effect input to all active
 28 devices. The doping species for layer 163d is preferably carbon (C) to ensure diffusive
 29 stability. In contrast to layer 163b which is always depleted, layer 163d should never be
 30 totally depleted in operation. For the optoelectronic device operation, layer 163 is the
 31 upper SCH region. The layers between the undoped GaAs barrier layer 160a and the N+

AlGaAs layer 163b correspond to the n-type modulation doped heterojunction QW structure 24 of Fig. 1A. Undoped AlGaAs layer 163c corresponds to the undoped spacer layer 26 of Fig. 1A.

One or more layers (collectively 164) of p-type $\text{Al}_{x1}\text{Ga}_{1-x1}\text{As}$ are deposited next to form part of the upper waveguide cladding for the laser, amplifier and modulator devices. Note that a majority of the upper waveguide cladding for waves propagating in the guide formed by the optically active region of the device is provided by the upper dielectric mirror itself. The upper dielectric mirror causes the light to be guided partially as a dielectric waveguide and partially as a mirror waveguide. Preferably, layer 164 has a thickness on the order of 500-1500 Å, and includes a first thin sublayer 164a that is 10-20 Å thick and has a P+ doping of 10^{19} cm^{-3} and a second sublayer 164b that is 700 Å thick and has a P doping of $1 \times 10^{17} - 5 \times 10^{17} \text{ cm}^{-3}$. The parameter $x1$ of layer 164 is preferably about 70%. The p-type layers 163d, 164a, 164b correspond to the p-type layer(s) 28 of Fig. 1A.

Deposited next is an ohmic contact layer 165 (which may comprise a single layer of GaAs or a combination of GaAs (165a) and InGaAs (165b) as shown). Layer 165 is about 50-100 Å thick and is doped to a very high level of P+ type doping (about $1 \times 10^{20} \text{ cm}^{-3}$) to enable formation of ohmic contacts thereto (for example, when contacting to the anode terminal of a heterojunction thyristor device).

Alternatively, the active device structure may be described as a pair of stacked quantum-well-base bipolar transistors formed on the bottom DBR mirror (layers 151/152). The first of these is an p-type quantum-well-base bipolar transistor (comprising layers 153 through 159) which has one or more p-type modulation doped quantum wells and is positioned with the emitter terminal on the lower side (i.e. on the bottom mirror as just described) and the collector terminal on the upper side. The second of these is an n-type quantum-well-base bipolar transistor (comprising layers 159 through 165b) which has one or more n-type modulation doped quantum wells and is positioned with the emitter terminal on the top side and the collector terminal on the lower side

1 which is the collector of the p-type quantum-well-base bipolar transistor. Therefore a
2 non-inverted n-channel device is stacked upon an inverted p-channel device to form the
3 active device structure. In this configuration, the cathode terminals 40a, 40b of the
4 heterojunction thyristor device corresponds to the emitter electrode of the p-type
5 quantum-well-base bipolar transistor, the p-type QW structure (layers 155c through 158)
6 corresponds to the base region of the p-type quantum-well-base bipolar transistor, spacer
7 layer 159 corresponds to the collector region of both the p-type quantum-well-base
8 bipolar transistor and the n-type quantum-well-base bipolar transistor, the n-type QW
9 structure (layers 160a through 163b) corresponds to the base region of the n-type
10 quantum-well-base bipolar transistor, and the anode terminals 36a, 36b of the
11 heterojunction thyristor device corresponds to the emitter electrode of the n-type
12 quantum-well-base bipolar transistor.

13
14 The band diagram of the structure of FIG. 1B is shown in FIG. 1C.

15
16 To form a resonant cavity device where light is emitted from and/or emitted from
17 the device laterally (i.e., from a direction normal to the cross sections of FIG. 1A and
18 1B), a diffraction grating (for example, as described in detail in U.S. Patent 6,031,243)
19 and top dielectric mirror are formed over the active device structure. For resonant cavity
20 lasing devices, the diffraction grating performs the function of diffracting light produced
21 by the resonant cavity into light propagating laterally in a waveguide which has the top
22 dielectric mirror and bottom DBR mirror as waveguide cladding layers. For resonant
23 cavity detecting devices, the diffraction grating performs the function of diffracting
24 incident light that is propagating in the lateral direction into a vertical mode, where it is
25 absorbed resonantly in the resonant cavity.

26
27 Alternatively, light may exit (and/or enter) the resonant cavity in a vertical
28 direction through an optical aperture (not shown) in the top surface (or bottom surface) of
29 the device. In this case, the diffraction grating is omitted, and the top dielectric mirror
30 and bottom DBR mirror define a resonant cavity for the vertical emission (and/or

1 absorption) of light such that the device operates as a vertical cavity surface emitting
2 laser (detector)

3
4 The optical path length between the bottom DBR mirror and top dielectric mirror
5 preferably represents an integral number of $1/2$ wavelength at the designated wavelength.
6 This optical path length is controlled by adjusting the depth of one or more layers of the
7 multilayer structure to thereby enable this condition. For example, the thickness of layer
8 164 and/or layer 159 may be adjusted to enable this condition.

9
10 The structure of Figs. 1A and 1B may be used to realize various electronic
11 devices and optoelectronic devices, including heterojunction thyristor devices, an array of
12 transistor devices (including n-channel HFET devices, p-channel HFET devices, n-type
13 quantum-well-base bipolar transistors and p-type quantum-well-base bipolar transistors),
14 and waveguide devices.

15
16 FIG. 2A illustrates an exemplary heterojunction thyristor device realized from the
17 multilayer sandwich of FIG. 1A. As shown, one or more anode terminal electrodes (two
18 shown as 36A and 36B) are operably coupled to the p-type ohmic contact layer 30, one or
19 more n-channel injector terminal electrodes (two shown as 38A, 38B) are operably
20 coupled to the n-type QW structure 24, one or more p-channel injector terminal
21 electrodes (two shown as 38C, 38D) are operably coupled to the p-type QW structure 20,
22 and one or more collector terminal electrodes (two shown as 40A, 40B) are operably
23 coupled to the n-type ohmic contact layer 14. In alternative embodiments, the p-channel
24 injector terminals (38C, 38D) may be omitted. In such a configuration, the N-channel
25 injector terminals (38A, 38B), which are coupled to the n-type inversion QW structure 24
26 are used to control charge in such n-type inversion QW channel(s) as described herein.
27 In yet another alternative embodiment, the N-channel injector terminals (38A, 38B) may
28 be omitted. In such a configuration, the p-channel injector terminals (38C, 38D), which
29 are coupled to the p-type inversion QW structure 20 are used to control charge in such p-
30 type inversion QW channel(s) as described herein.

FIG. 2B illustrates an exemplary heterojunction thyristor device realized from the multilayer sandwich of FIGS. 1B and 1C. To connect to the anode terminal of the device, alignment marks (not shown) are defined by etching, and then a layer of Si_3N_4 or Al_2O_3 or other suitable dielectric (not shown) is deposited to act as protection for the surface layer and as a blocking layer for subsequent ion implants. Then an ion implant 175 of n-type is performed using a photomask that is aligned to the alignments marks, and an aperture is defined by the separation between the implants 175. The implants 175 create a p-n junction in the layers between the n-type quantum well(s) and the surface, and the aperture between the implants defines the region in which the current may flow. The current cannot flow into the n-type implanted regions 175 because of the barrier to current injection. For optoelectronic applications, the current-funneling characteristics provided by the implant 175 advantageously provide for improved response times in turning on the device (e.g., for lasing applications and/or detecting applications). Note that for lasing applications, the laser threshold condition is reached before the voltage for turn-on of this barrier. Note that for electronic applications that do not involve light processing (such as the thyristor-based operational amplifier discussed below), the implant 175 may be omitted.

Following the implant 175, a metal layer 174 (preferably comprising tungsten) is deposited and defined to form anode terminals 36A and 36B (which collectively form the anode terminal 36) of the device.

Then an ion implant 170 of n+-type is performed using the metal 174 as a mask that is self-aligned to the metal features, to thereby form contacts to the n-type QW inversion channel(s). During this operation, the structure is etched down near the n-type modulation doped quantum well structure (for example, near layer 163c) and the resulting mesas are subject to the N+ ion implants 170, which contact the n-type QW inversion channel(s) as shown

Then an ion implant 171 of p+-type is performed using a photomask that is aligned to the alignments marks, to thereby form contacts to the p-type QW inversion

1 channel(s). During this operation, the structure is etched down near the p-type
2 modulation doped quantum well structure (for example, near layer 159) and the resulting
3 mesas are subject to P+ ion implants 171, which electrically contact the P-type QW
4 inversion channel(s) as shown.

5
6 The resultant structure is then etched to expose regions of the N+ layer 153.
7 These exposed regions are used to form ohmic contacts to the cathode terminal electrode
8 of the device as described below.

9
10 Next the device is subjected to a rapid thermal anneal (RTA) of the order of
11 900°C or greater to activate all implants. Then the device is isolated from other devices
12 by an etch down to the semi-insulating substrate 149, which includes an etch through the
13 mirror pairs 151/152 of AlAs/GaAs. At this point, the device is oxidized in a steam
14 ambient to create layers 179/180, which form the top dielectric mirror as described
15 below. During this oxidation step, the exposed sidewalls of the etched AlGaAs layers are
16 passivated by the formation of very thin layers of oxide. The final step in the fabrication
17 is the deposition (preferably via lift off) of metal contacts. These contacts come in three
18 forms. One is the metal layer 176 (preferably comprising an n-type Au alloy metal such
19 as AuGe/Ni/Au) deposited on the N+ type implants 170 to form the N-channel injector
20 terminal electrodes 38A, 38B. The second is the metal layer 178 (preferably comprising
21 an p-type Au metal alloy such as AuZn/Cr/Au) deposited on the P+ type implant 171 to
22 form the p-channel injector terminal electrodes 38C, 38D. The third is the metal layer
23 181 (preferably comprising an n-type Au alloy metal such as AuGe/Ni/Au) deposited on
24 the mesas at the N+ layer 153 to form the cathode terminal electrodes 40A, 40B of the
25 device.

26
27 In alternative embodiments, the P+ ion implants 171 (and corresponding P-
28 channel injector terminals 38C and 38D) may be omitted. In such a configuration, the N-
29 channel injector terminals 38A and 38B (which are coupled to the n-type inversion QW
30 channel(s) of the NHFET device 13 by the N+ ion implants 170) are used to control
31 charge in such n-type inversion QW channel(s) as described herein. In yet another

1 alternative embodiment, the N⁺ ion implants 170 (and corresponding N-channel injector
2 terminals 38A and 38B) may be omitted. In such a configuration, the P-channel injector
3 terminals 38C and 38D (which are coupled to the p-type inversion QW channel(s) of the
4 PHFET 11 device by the P⁺ ion implants 171) are used to control charge in such p-type
5 inversion QW channel(s) as described herein.

6
7 To form a device suitable for in-plane optical injection into a resonant vertical
8 cavity and/or in-plane optical emission from the resonant vertical cavity, a diffraction
9 grating 32 (for example, as described in detail in U.S. Patent 6,031,243) and top dielectric
10 mirror are formed in conjunction with the active device structure as described above. To
11 form a device suitable for vertical optical injection into (and/or optical emission from) a
12 resonant vertical cavity, the diffraction grating 32 is omitted. The top dielectric mirror is
13 preferably created by the deposition of one or more dielectric layer pairs (179,180),
14 which typically comprise SiO₂ and a high refractive index material such as GaAs, Si, or
15 GaN.

16
17 Note that for electronic devices that do not process optical signals (such as the
18 thyristor-based operational amplifier described below), the bottom DBR mirror (in
19 addition to the top dielectric mirror and diffraction grating) serve no purpose and thus
20 may be omitted from the multilayer epitaxial structure. However, in many instances, the
21 bottom DBR mirror (in addition to the top dielectric mirror and diffraction grating) are
22 useful in integrating additional optoelectronic circuits (such as lasers, detectors,
23 modulators, etc.) with the thyristor-based operational amplifier

24
25 FIGS. 2C and 2D illustrate the configuration of a thyristor device as described
26 above for light emitting/light detecting operations. The device switches from a non-
27 conducting/OFF state (where the current I is substantially zero) to a conducting/ON state
28 (where current I is substantially greater than zero) when: i) the anode terminal 36 is
29 forward biased (e.g. biased positively) with respect to the cathode terminal 40; and ii)
30 optical energy is supplied and resonantly absorbed in the QW channel(s) of the device
31 and/or electrical energy is injected via the injector terminal 38 into the QW channel(s) of

1 the device such that charge in the QW channel(s) is greater than the critical switching
2 charge Q_{CR} , which is that charge that reduces the forward breakdown voltage such that no
3 off state bias point exists. The critical switching charge Q_{CR} is unique to the geometries
4 and doping levels of the device. The device switches from the conducting/ON state to the
5 non-conducting/OFF state when the charge in the QW channel(s) of the device decreases
6 below the holding charge Q_H , which is the critical value of the channel charge which will
7 sustain holding action.

8
9 The thyristor device can be configured to operate as a laser by biasing the device
10 such that the current I in the conducting/ON state is above the threshold for lasing I_L as
11 shown in FIG. 2D. In such a configuration, the lasing action produces an output optical
12 signal that is emitted from the device and a corresponding output electrical signal as
13 shown in FIG. 2C. Such lasing action can be triggered by an optical control signal
14 resonantly absorbed in the QW channel(s) of the device and/or an electrical control signal
15 injected into the QW channel(s) of the device.

16
17 The thyristor device can also be configured to operate as an optical detector by
18 biasing the devices such that incident light will be resonantly absorbed and switch the
19 device into its ON state, which produces an output electrical signal as shown in FIG. 2C.
20 In the ON state, the device may produce a corresponding output optical signal via lasing
21 action if the device is biased such that the current I in the ON state is above the threshold
22 for lasing I_L .

23
24 In addition, the thyristor device can be configured to operate as an optically-
25 controlled (or electrically-controlled) sampling device (e.g., sampling switch) wherein an
26 input terminal is selectively coupled to an output terminal in response to an optical
27 control signal (or an electrical control signal). The input terminal and output terminal
28 correspond to the n-channel injector terminal pair (or p-channel injector terminal pair) of
29 the devices shown in FIGS. 2A and 2B. For optical control, the heterojunction thyristor
30 device is biased such that the optical control signal is resonantly absorbed by the device
31 and switches the device between the ON state/OFF state. For electrical control, the

1 thyristor device is biased such that the electrical control signal is injected into the QW
2 channel(s) of the device and switches the device between the ON state/OFF state. In the
3 ON state, the n-channel injector terminal pair (or p-channel injector terminal pair) are
4 operably coupled together (with minimal potential voltage difference there between). In
5 the OFF state, the n-channel injector terminal pair (or p-channel injector terminal pair)
6 are electrically isolated from one another.

7
8 In addition, the thyristor device can be configured to operate as various other
9 optoelectronic components including a digital optical modulator and optical amplifier as
10 described below.

11
12 A digital optical modulator operates in one of two distinct optical states in
13 modulating an input optical signal. In optical state 1, there is substantially no loss to the
14 input optical signal via absorption. In optical state 2, substantially all of the input optical
15 signal is absorbed. To configure the heterojunction thyristor device as a digital optical
16 modulator, an optical path is provided through the device either vertically or in the
17 waveguide mode, and an input signal is applied to the n-channel injector terminal. When
18 the input signal produces a bias between the n-channel injector terminal and the anode
19 terminal 36 sufficient to produce charge in the QW channel(s) of the device greater than
20 the critical switching charge Q_{CR} , the heterojunction thyristor device operates in its
21 conducting/ON state. The device is biased such that the current I through the device in
22 the ON state is substantially below the threshold for lasing (preferably about 0.5 to 0.7 of
23 the lasing threshold current). In this configuration, in the ON state, the device operates in
24 optical state 1 whereby there is substantially no loss to the input optical signal via
25 absorption. When the input signal produces a reverse bias between the n-channel injector
26 terminal and the anode terminal 36, charge is drawn from the injector terminal such that
27 the channel charge in the QW channel(s) of the device falls below the hold charge Q_H ,
28 and the heterojunction thyristor device operates in its non-conducting/OFF state. In the
29 OFF state, the device operates in optical state 2 whereby substantially all of the input
30 optical signal is absorbed. Preferably, the digital optical modulator includes a diffraction

1 grating as described above. This grating enhances the absorption and enables modulation
2 between the 0 and 1 states in the shortest possible length.

3
4 An optical amplifier amplifies an input optical signal to produce a corresponding
5 output optical signal with an increased intensity level. To configure the heterojunction
6 thyristor device as an optical amplifier, a forward bias is applied between the n-channel
7 injector terminal and cathode terminal 40, and a forward bias is applied between the
8 anode terminal 36 and cathode terminal 40 through a load resistance R_L that sets the
9 current I in the ON state at a point substantially below lasing threshold I_L . In this
10 configuration, in the ON state, the device amplifies an input optical signal to produce a
11 corresponding output optical signal with an increased intensity level. The optical
12 amplifier may be switched into and out of the ON state by applying forward and reverse
13 biases to the n-channel injector terminal with respect to the anode terminal 36 as
14 described above. The gain of the optical amplifier in the ON state and thus the output
15 signal intensity level may be changed by adjusting the current I in the ON state.
16 Preferably, the optical amplifier operates without the existence of a diffraction grating in
17 the structure. In this configuration, there will be no interaction between the waveguide
18 traveling wave and the vertical cavity oscillation. The gain is obtained by using the high
19 density of electrons and holes in the vertical laser above threshold.

20
21 In addition, the multilayer structure of FIGS. 1A and 1B can be used to realize
22 various other optoelectronic components including a PIN detector and analog optical
23 modulator as described below.

24
25 A PIN detector generates an electrical signal proportional to the optical signal
26 incident thereon. To configure the multilayer structure of FIGS. 1A and 1B as a PIN
27 detector, the n-type ohmic contact layer (which is coupled to the cathode terminal 40 of
28 the heterojunction thyristor device) floats electrically and a reverse bias is applied
29 between the p-type ohmic contact layer 30 (which is coupled to the anode terminal 36 of
30 the heterojunction thyristor device) and the n-channel injector terminal(s) (38A, 38B).
31 Such a configuration creates a reverse-bias PIN junction that generates an electrical

1 signal (photocurrent) proportional to the optical signal incident to the vertical cavity.
2 Preferably, the PIN detector incorporates a diffraction grating for efficient operation.

3
4 An analog optical modulator modulates an input optical signal linearly over a
5 range of modulation values. To configure the multilayer structure of FIGS. 1A and 1B
6 as an analog optical modulator, the n-type ohmic contact layer (which is coupled to the
7 cathode terminal 40 of the heterojunction thyristor device) floats electrically. Similar to
8 the heterojunction thyristor device, an optical path is provided through the device either
9 vertically or in the waveguide mode, and an input signal is applied to the anode terminal
10 36 with respect to the injector terminal(s) 38 such that the anode terminal 36 is biased
11 positively with respect to the injector terminal(s) 38. In this configuration, the voltage at
12 the anode terminal 36 is varied over a range of voltage levels where absorption of the
13 device varies linearly. The top of the voltage range (where minimum absorption occurs)
14 is defined by the operation point where conduction occurs from the anode terminal 36 to
15 the injector terminal(s) 38. Preferably, the analog modulator incorporates a diffraction
16 grating for efficient operation.

17
18 The structures of FIGS. 1A and 1B may also be used to produce an in-plane
19 passive waveguide. In such a configuration, the diffraction grating, the electrode metal
20 layers, and any contacts to n+ and p+ regions are omitted in order to minimize waveguide
21 loss. The waveguide ridge cross-section is formed by a combination of several mesas,
22 which are formed by vertical/horizontal surfaces formed in the layers between the top
23 dielectric mirror and the bottom DBR mirror, to provide both laterally guiding and
24 vertical guiding of light therein.

25
26 The structure of FIGS. 1A and 1B may also be used to realize various transistor
27 devices, including n-channel HFET devices, p-channel HFET devices, n-type quantum-
28 well-base bipolar transistors and p-type quantum-well-base bipolar transistors as
29 described in detail in U.S. Patent 6,031,243; U.S. Patent 6,031,243; U.S. Patent
30 Application No. 09/556,285, filed on April 24, 2000; U.S. Patent Application No.
31 09/798,316, filed on March 2, 2001; International Application No. PCT/US02/06802

1 filed on March 4, 2002; U.S. Patent Application No. 08/949,504, filed on October 14,
 2 1997, U.S. Patent Application No. 10/200,967, filed on July 23, 2002; U.S. Application
 3 No. 09/710,217, filed on November 10, 2000; U.S. Patent Application No. 60/376,238
 4 filed on April 26, 2002; U.S. Patent Application No. 10/280,892, filed on October 25,
 5 2002; U.S. Patent Application No. 10/323,390, filed on December 19, 2002; U.S. Patent
 6 Application No. 10/323,513, filed on December 19, 2002; U.S. Patent Application No.
 7 10/323,389, filed on December 19, 2002; U.S. Patent Application No. 10/323,388, filed
 8 on December 19, 2002; U.S. Patent Application No. 10/340,942 filed on January 13,
 9 2003; each of these references incorporated by reference above in its entirety.

10
 11 In accordance with the present invention, a thyristor device as described above is
 12 configured to operate as an operational amplifier. In this configuration, the thyristor
 13 device is biased near the point where the device switches into the ON state but below this
 14 point such that switching into the ON state is inhibited. In this region, there is a large
 15 inverting voltage gain between the n-channel injector terminal and the cathode terminal
 16 and between the p-channel injector terminal and the anode terminal. When a single-
 17 ended input signal (V_{in-}) is supplied to the n-channel injector terminal, the input signal is
 18 amplified by the device in accordance with the large inverting open-loop voltage gain
 19 (represented by a gain factor of $-A$) to produce a corresponding amplified single-ended
 20 output signal (V_{out+}) at the cathode terminal of the device, where $V_{out+} \approx -AV_{in-}$.
 21 Similarly, when a single-ended input signal (V_{in+}) is supplied to the p-channel injector
 22 terminal, the input signal is amplified by the device in accordance with the large inverting
 23 open-loop voltage gain to produce a corresponding amplified single-ended signal (V_{out-})
 24 at the anode terminal of the device, where $V_{out-} \approx -AV_{in+}$. When a differential input
 25 signal ($V_{in+} - V_{in-}$) is supplied to the p-channel injector terminal and the n-channel
 26 injector terminal, respectively, the differential input signal is amplified by the device in
 27 accordance with the large inverting open-loop voltage gain to produce a corresponding
 28 amplified single-ended output signal (V_{out+}) at the cathode terminal of the device, where
 29 $V_{out+} \approx A(V_{in+} - V_{in-})$, and also produce an amplified single-ended output signal (V_{out-})
 30 at the anode terminal of the device with opposite polarity, where $V_{out-} \approx -A(V_{in+} - V_{in-})$.
 31 The two output signals (V_{out+} and V_{out-}) produced at the cathode terminal and anode

terminal of the device can be used to provide a differential output signal ($V_{out+} - V_{out-}$) that represents an amplified version of the differential input signal where $(V_{out+} - V_{out-}) \approx 2A(V_{in+} - V_{in-})$. In this manner, the thyristor-based amplifier device applies a substantially linear open-loop voltage gain to the input signal(s) supplied thereto for output via the output node of the device.

Turning now to Fig. 3A1, there is shown a realization of a thyristor-based operational amplifier/high gain amplifier circuit in accordance with the present invention. Such configuration is provided by coupling the V_{in-} terminal to the n-channel injector terminal of the thyristor device and coupling the V_{in+} terminal to the p-channel injector terminal of the thyristor device. Preferably, a coupling capacitor C_{c1} is disposed between the V_{in-} terminal and the n-channel injector terminal of the thyristor device for DC isolation, and a coupling capacitor C_{c2} is disposed between the V_{in+} terminal and the p-channel injector terminal of the thyristor device for DC isolation as shown. DC bias current levels J_{inN} and J_{outP} are supplied to the n-channel injector terminal and p-channel injector terminal of the device by current sources CS_N and CS_P as shown. A first bias resistance R_{B1} is coupled between a positive potential source (e.g., V_{DD}) and the anode terminal of the device. A second bias resistance R_{B2} is coupled between the cathode terminal of the device and a ground potential source (or negative potential source). As shown in FIG. 3A2, the switching voltage at the anode terminal of the device is set by a DC bias line (which is dictated by the resistance of the first bias resistor R_{B1} and the second bias resistor R_{B2}) as well as the DC bias current J_{inN} supplied to the n-channel injector terminal and the DC bias current J_{outP} supplied to the p-channel injector terminal. Importantly, the DC bias point is selected such that it is near the point where the device switches into the ON state but below this point such that switching into the ON state is inhibited. This is accomplished with a bias line that intersects the current/voltage curve of the device at only one point, which occurs well below the holding current condition (where the current J is near J_H as shown). Also note that the switching voltage increases when the DC bias current J_{outP} is increased, while the switching voltage decreases when the DC bias current J_{inN} is increased. Preferably, the sources CS_N and CS_P and the bias resistors R_{B1} and R_{B2} are realized with transistor devices (such as p-channel HFETs or n-

channel HFETs) that are integrally formed with the thyristor device utilizing a common epitaxial growth structure (for example, the multilayer structures described above with respect to FIGS. 1A or 1B).

As shown in FIGS. 3A3, the DC bias current levels J_{inN} and J_{outP} can be manipulated to define the open loop voltage gain A of the device, which is the ratio of the output voltage level (e.g., the voltage level at the cathode terminal) with respect to input voltage level (e.g., the voltage level at the n-channel injector terminal). Larger open loop voltage gain values are provided by increasing the DC bias current level J_{inN} and/or by increasing the DC bias current level J_{outP} . Thus, to configure a heterojunction thyristor device as part of an operational amplifier/high gain amplifier circuit, the DC bias current levels J_{inN} and J_{outP} supplied to the n-channel injector terminal and p-channel injector terminal of the device by current sources CS_N and CS_P are selected to be in correspondence with the desired gain value. In the exemplary configuration shown, an open loop gain A on the order of 300,000 is desired. This is provided by a DC bias current J_{inN} on the order of $2.5 \times 10^{-5} \text{ A/cm}^2$ and a DC bias current J_{outP} on the order of $4 \times 10^{-3} \text{ A/cm}^2$, which corresponds to a switching voltage on the order of 5 volts as shown in FIGS. 3A3 and 3A4. The DC bias current levels J_{inN} and J_{outP} may be adjusted to provide for different open loop gain values. For example, a DC bias current J_{inN} on the order of $2 \times 10^{-5} \text{ A/cm}^2$ and a DC bias current J_{outP} on the order of $4 \times 10^{-3} \text{ A/cm}^2$ corresponds to a switching voltage on the order of 6.5 volts and an open loop gain of 280,000 as shown in FIGS. 3A3 and 3A4. The bias resistors R_{B1} and R_{B2} are selected such that the DC bias point, which is dictated by the intersection of the bias line and the appropriate current/voltage curve as shown, occurs at (or substantially near) the desired switching voltage level. This is accomplished by identifying the current J through the device which corresponds to the desired switching voltage level. In the exemplary configuration, a current J on the order of $1 \times 10^{-3} \text{ A/cm}^2$ corresponds to the desired switching voltage level of 5 volts. The bias resistors R_{B1} and R_{B2} are then selected such that the current J corresponding to the desired switching voltage passes through the bias resistance R_{B1} to produce the appropriate voltage drop (e.g., V_{DD} less the desired switching voltage). Thus, in the exemplary configuration shown, the bias resistor R_{B1} is

selected such that the current J passing through it produces a voltage drop on the order of $(V_{DD} - 5)$ volts. In other words, $R_{B1} \approx (V_{DD} - 5) \text{ volts} / 1 \times 10^{-3} \text{ A/cm}^2$. The value of the bias resistance R_{B2} is chosen according to the desired voltage swing at the output terminals (e.g., the cathode terminal V_{out+} and the anode terminal V_{out-}). More specifically, the bias resistance R_{B2} dictates the ratio of the voltage at these output terminals. Because the device is inhibited from switching into the ON/conducting state, the output voltage swing will be limited to how high the current can rise vertically at the switch point as it moves around either side of the switch point (i.e., from some point just below switching to some point just above switching). Therefore, the bias resistances R_{B1} and R_{B2} should be chosen as small as possible without allowing switching. This also reduces the output impedance. As set forth above, the ratio of bias resistances R_{B1} and R_{B2} is the ratio of the voltage level at the output terminals (e.g., the cathode terminal V_{out+} and the anode terminal V_{out-}). Typically, this ratio is at or near one (i.e., equal values) unless the design dictates asymmetry. The input impedance is high by virtue of the magnitude of the input currents. With the input current J_{inN} on the order of $5 \times 10^{-5} \text{ A/cm}^2$, the input impedance of the n-channel injector terminal is extremely high for small devices (e.g., $1 \mu\text{m}$ by $20 \mu\text{m}$). Similarly, with the input current J_{outP} on the order of $2 \times 10^{-3} \text{ A/cm}^2$, the input impedance of the p-channel injector terminal is somewhat lower than the n-channel injector terminal but still very high for such small devices.

Advantageously, the thyristor-based high gain amplifier circuit provides the essential characteristics of a typical operational amplifier including:

- i) a very large open loop gain such that small non-zero values of $(V_{in+} - V_{in-})$ drives the output voltage V_{out+} to saturation; in other words, if $(V_{in+} - V_{in-})$ is positive, the output voltage V_{out+} will saturate at its positive saturation limit (e.g., at or near V_{DD}); if $(V_{in+} - V_{in-})$ is negative, the output voltage V_{out+} will saturate at its negative saturation limit (e.g., at or near ground potential); and
- ii) the input impedance of the device is very high to minimize signal currents into or out of the V_{in+} and V_{in-} terminals and thus minimize the loading effect on the input signal sources.

Thus, the thyristor-based operational amplifier is suitable for many different signal processing applications such as amplification, filtering, buffering, rectification, threshold detection, and digital switching. In these applications, the thyristor-based operational amplifier may be configured with negative feedback and/or positive feedback. Negative feedback is provided by coupling the V_{out+} output terminal (e.g., the cathode terminal) to the V_{in-} terminal (e.g., the n-channel injector terminal) of the device, while positive feedback is provided by coupling the V_{out+} output terminal (e.g., the cathode terminal) to the V_{in+} terminal (e.g., the p-channel injector terminal) of the device.

In addition, the anode terminal of the thyristor device can be used as the output terminal (V_{out-}) of the operational amplifier. In this configuration, the open loop gain of the device is negative whereby $V_{out-} = -A (V_{in+} - V_{in-})$, and A is very large. In this configuration, negative feedback is provided by coupling the V_{out-} output terminal (e.g., the anode terminal) to the V_{in+} terminal (e.g., the p-channel injector terminal) of the device, while positive feedback is provided by coupling the V_{out-} output terminal (e.g., the anode terminal) to the V_{in-} terminal (e.g., the n-channel injector terminal) of the device.

The thyristor-based operational amplifier/high gain amplifier circuit as described above with respect to FIGS. 3A1 through 3A4 is configured for singled-ended output. It can also be configured for differential output as shown in FIG. 3A5. In the differential output configuration, the cathode terminal electrode of the device provides the V_{out+} signal, and the anode terminal electrode of the device provides the V_{out-} signal to produce a differential output signal $(V_{out+} - V_{out-}) \approx 2A (V_{in+} - V_{in-})$, where A is very large. This configuration is also suitable for many different signal processing applications. In these applications, the thyristor-based operational amplifier/high gain amplifier circuit may be configured with negative feedback and/or positive feedback. Negative feedback is provided by coupling the V_{out+} terminal (e.g., the cathode terminal) to the V_{in-} terminal (e.g., the n-channel injector terminal) of the device, or by coupling the V_{out-} terminal (e.g., the anode terminal) to the V_{in+} terminal (e.g., the p-channel injector terminal) of the device. Positive feedback is provided by coupling the V_{out+} terminal (e.g., the cathode terminal) to the V_{in+} terminal (e.g., the p-channel injector terminal) of the device, or by

coupling the V_{out-} terminal (e.g., the anode terminal) to the V_{in-} terminal (e.g., the n-channel injector terminal) of the device.

It will be appreciated by those skilled in the art that the output impedance of the thyristor device may be high, which could make the configurations described above unsuitable for applications that require a large output current from the operational amplifier. In these applications, an output buffer stage may be coupled between the output node(s) of the thyristor device (e.g., the cathode terminal and/or the anode terminal) and the output terminal(s) of the operational amplifier circuit (the V_{out+} terminal and/or the V_{out-} terminal of the circuit, which is coupled to the load impedance) as shown in FIGS. 3A6 and 3A7. The output buffer stage minimizes the output impedance of the operational amplifier circuit so that the voltage gain is relatively unaffected by the value of the load impedance. The output buffer stage may be realized by any one of a variety of well-known types of output buffer stages, including an emitter-follower output stage, source-follower output stage or push-pull output stage. The emitter-follower output stage utilizes a bipolar-type transistor configured as an emitter-follower to drive the load impedance. The source-follower output stage utilizes an FET-type transistor configured as a source-follower to drive the load impedance. The push-pull output stage utilizes complementary transistors (which may be bipolar-type transistors or FET-type transistors) that are configured as followers to drive the load impedance. Preferably, the transistor that realize the output buffer stage are quantum-well-base transistors (e.g., n-channel quantum well-base bipolar transistors and/or p-channel quantum well-base bipolar transistors) and/or n-type HFET transistors and/or p-type HFET transistors that are integrally formed with the thyristor device that provides the high gain amplification.

The thyristor-based amplifier circuits described herein may be used as a building block in many different signal processing application. An example is shown in FIG. 4A1 wherein the thyristor-based operational amplifier circuit is configured as an inverting amplifier circuit. In this configuration, a first resistor R_1 is coupled between a source V_s and the V_{in-} input node (e.g., n-channel injector terminal) of the thyristor-based operational amplifier circuit. The V_{in+} input node (e.g., p-channel injector terminal) is

1 coupled to ground potential. A second resistor R2 is coupled in a negative feedback path
 2 between the V_o output node (e.g., cathode terminal electrode) and the V_{in-} input node.
 3 The resistors R1 and R2 are used to configure the heterojunction thyristor-based
 4 operational amplifier circuit as a inverting amplifier stage whereby the output signal
 5 produced at the output node V_o is proportional to the signal supplied from the source V_s
 6 by a gain factor ($-R2/R1$). Such operation can be represented by the following equation:

$$7 \quad v_o = -\frac{R2}{R1} v_s$$

8 where v_s is the input signal supplied from the source V_s , and v_o is the output signal
 9 produced at the output node (e.g., cathode terminal electrode) of the thyristor-based
 10 operational amplifier circuit. The equivalent circuit is shown in FIG. 4A2.

11
 12 Another example is shown in FIG. 4B1 wherein the thyristor-based operational
 13 amplifier circuit is configured as an integrator. In this configuration, a resistor R is
 14 coupled between a source V_s and the V_{in-} input node (e.g., n-channel injector terminal) of
 15 the thyristor-based operational amplifier circuit. The V_{in+} input node (e.g., p-channel
 16 injector terminal) is coupled to ground potential. A capacitor C is coupled in a negative
 17 feedback path between the V_o output node (e.g., cathode terminal electrode) and the V_{in-}
 18 input node. The resistor R and capacitor C are used to configure the heterojunction
 19 thyristor-based operational amplifier circuit as an integration stage whereby the output
 20 signal produced at the output node V_o is proportional to the integral of the signal supplied
 21 from the source V_s . Such operation can be represented by the following equation:

$$22 \quad v_o(t) = \frac{-1}{(R * C)} \int v_s(t) dt$$

23 where v_s is the input signal supplied from the source V_s , and v_o is the output signal
 24 produced at the output node (e.g., cathode terminal electrode) of the thyristor-based
 25 operational amplifier circuit. The equivalent circuit is shown in FIG. 4B2.

26
 27 The frequency response of the thyristor-based amplifier is dictated by the small
 28 signal response of the thyristor at the point of switching. The design of the structure is an
 29 important consideration here. For example, if the thyristor is constructed with sub-

1 micron channel lengths, the frequency response is essentially that of the FET channel.
2 Thus, if the input is to the n-channel injector terminal and the n-channel length is on the
3 order of 0.1 μm , then the bandwidth of the n-channel (and the bandwidth of the device) is
4 on the order of 150GHz. Similarly, if the input is to the p-channel injector terminal and
5 the p-channel length is on the order of 0.1 μm , then the bandwidth of the p-channel (and
6 the bandwidth of the device) is on the order of 100GHz. Thus, the thyristor-based
7 amplifier circuit is suitable for very high frequency applications.

8
9 There have been described and illustrated herein a heterojunction thyristor-based
10 high gain amplifier/operational amplifier circuit and methods of fabricating the
11 heterojunction thyristor and associated circuit elements. While particular embodiments
12 of the invention have been described, it is not intended that the invention be limited
13 thereto, as it is intended that the invention be as broad in scope as the art will allow and
14 that the specification be read likewise. Thus, while particular group III-V
15 heterostructures have been disclosed, it will be appreciated that other heterostructures
16 (such as strained silicon-germanium (SiGe) heterostructures) can be used to realize the
17 heterojunction thyristor devices described herein, amplifier circuits that include such
18 heterojunction thyristor devices, and monolithic integrated circuits that include such
19 thyristor-based amplifier circuits. Moreover, while particular bias configurations have
20 been shown, it will be appreciated that other bias configurations may be used to realize
21 thyristor-based amplifier circuits as described herein. It will therefore be appreciated by
22 those skilled in the art that yet other modifications could be made to the provided
23 invention without deviating from its spirit and scope as claimed.